RECEIVED CENTRAL FAX CENTER OCT 1 9 2004

OFFICIAL

CARDINAL LAW GROUP

1603 Orrington Avenue/Suite 2000 Evanston, Illinois 60201 Telephone 847 – 905 - 7111 Facsimile 847 – 905 – 7113

Date:

OCTOBER 19, 2004

To:

EXAMINER SHAPIRO, L.

U.S. PATENT AND TRADEMARK OFFICE

Fax #:

(703) 872-9315

From:

FRANK C. NICHOLAS

Phone #:

(847) 424-2521

Client/Matter No.:

PHB 34,365 (7790/234)

of Pages:

25

(including cover sheet)

IF YOU HAVE ANY PROBLEMS RECEIVING THIS MESSAGE, PLEASE CALL 847/905-7111, Ext. 112 AND ASK FOR JENNIFER CRUZ.

THIS MESSAGE IS INTENDED ONLY FOR THE INDIVIDUAL OR ENTITY TO WHICH IT IS ADDRESSED. IT MAY CONTAIN PRIVILEGED, CONFIDENTIAL, ATTORNEY WORK PRODUCT, OR TRADE SECRET INFORMATION WHICH IS EXEMPT FROM DISCLOSURE UNDER APPLICABLE LAWS. IF YOU ARE NOT THE INTENDED RECIPIENT, OR AN EMPLOYEE OR AGENT RESPONSIBLE FOR DELIVERING THE MESSAGE TO THE INTENDED RECIPENT, YOU ARE HEREBY NOTIFIED THAT ANY DISSEMINATION, DISTRIBUTION, OR COPYING OF THIS MESSAGE IS STRICTLY PROHIBITED. IF YOU HAVE RECEIVED THIS MESSAGE IN ERROR, PLEASE NOTIFY US IMMEDIATELY BY TELEPHONE AND RETURN THE ORIGINAL MESSAGE (AND ALL COPIES) TO US BY MAIL AT THE ABOVE ADDRESS. WE WILL REIMBURSE YOU FOR POSTAGE.

Signature

FRANK C. NICHOLAS (33,883)

FROMFCLG FAX +18479057113 T-874 P.02 F-394 PROJECT (12-47) d are you propage account. Once 9821-1821. Planton and Trademon. Gring. W.S. DEPart TRENT OF COMMERCE. Lattick and Pages Beduction Act of 1905 are postaged & a respec TRANSMITTAL Attorney Docket No. PHB 34,365 (7790/234) Application Number 09/614,154 FORM Filing Date JULY 11, 2000 First Named Inventor MARTIN J. EDWARDS (10 00 used for all correspondence after himal filing) Group Art Unit Examinei SHAPIRO, L ENCLOSURES (check all that apply) Amendment Assignment Papers Appeal Communication to Board of (for an Application) Appeals and interferences After Finai Drawngs. Appeal Brief \boxtimes After Allowance Communication to Affidavita/deciaration(s) Petition Routing Stip (PTO/SB/69) and Proprietary Information Accompanying Pephon Status Letter To Convert a Post Card Receipt Provisional Application One-Month Patition for Extension of Power of Attorney, Revocation Change Additional Enclosure(s) Time Request (auplic) of Correspondence Address (please identify below). Express Abandonment Request Terminal Disclaimer information Disclosure Statement. Small Entity Statement PTO-1449, art Cerutisa Copy of Phonty Document(s) Request of Refund Response to Missing Parts/ The Commissioner is neredy authorized to charge any fees which may be required, or пользидел Арминати credit any overpayment, to Deposit Account No. 50-1713. A duplicate copy of this I hereby petition under 37 CFR § 1.136(a) for any extension of time required to ensure 囟 that this paper is timely filed. Please charge any associated fees which have not otherwise been paid to Deposit Account No 50-1713 A duplicate copy of this sheet is enc<u>(</u>ased, CALCULATION OF FEE Small Entity Larga Entity Hignest No. Claims Atter Previously Present Add'i ٥r Amenament Adaı Extra Rate Fee Rate Fee Total Minus x \$9= # \$18= indep . S44 0 x \$88 First Presentation of Multiple Dep Claim +\$150 - \$300= total addit tee \$ 0 cotal add'i fee SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT Firm FRANK C. NICHOLAS Registration No. 33,983 Individual name CARDINAL LAW GROUP 1603 Orrington Avenue, Suite 2000 Evanston IL 60201 h Signature Date October 19, 2004 CERTIFICATE OF FACSIMILE I nereby certify that this correspondence is being transmitted by facsimile to (703) 872-9315 to the U.S. Patent and Trademark Office on this date. October 19, 2004

Date: October 19, 2004

PTO::801 (12 M) AGDOING NA LINE FRANCE MAD CHRONOLOGY PROMINED TRANSPORT LINE AND CHRONOLOGY OF COMMUNICATION OF COMMUNICATIO

							Lines on Fago Pouces				0 × COMB.AM				
TRANSMITTAL							Attorney Docket No			PHB 34,365 (7790/234)					
						Application Number			09/614,154						
FORM							filing Date			JULY 11, 2000					
						ſ	First Named Inventor			MARTIN J. EDWARDS					
(to be used for all correspondence after initial histig)							Group Art Unit			2673					
							Examiner			Shapiro, L					
ENCLOSURES (cneck all that apply)															
<u> </u>							· · · · · ·		а арруу	1				Pages of	
	Arienamen	Arrienament .				Assignment Papers (for an Application)			Appeals and Interferences						
	☐ Afti	After Final				Drawings:			Appeal Brief						
	☐ Atte	Affidavits/declaration(5)				After Allowance Communication to Group									
_						Petition Routing Stip (PTO/S8/69) and Accompanying Petition					Proprietary Information				
	Status,Letter				To Convert a Provisional Application					Post Cara Receipt					
		One-Month Petition for Extension of Time Request (duplic)				Power of Attorney, Revocation Change of Correspondence Address					Additional Enclosure(s) (please identify bělow)				
	Express Ab	Express Apandonment Request				Terminal Disclaimer							,		
		Information Disclosure Statement, PTO-1449, art				Sinali Entity Statement									
	Centied Co	Centied Copy of Priority Document(s)				Request of Refund									
	Response to Missing Parts/ Incomplete Application				☒	The Commissioner is nereby authorized to charge any fees which may be required, or credit any overpayment, to Deposit Account No. 50-1713. A duplicate copy of this sheet is enclosed.									
	·				⋈	I nereby petition under 37 CFR § 1 136(a) for any extension of time required to ensure that this paper is timely filled. Please charge any associated fees which have not otherwise been paid to Deposit Account no. 50-1713. A duplicate copy of this sheet is enclosed.									
·			*** * -			С	ALCULATION O	F F		Entity			Large	Fritity	
			<u> </u>	Highe	21 NO		1)				QF.			
	Clairis Al				OuSly		Present Extra		Raje	Add'i Fee			Rate	Addi Fee	
Total			Minus	· · · ·			0		x \$9=	:	٥		a \$18=	<u> </u>	
indep	_1		Minus				0		x \$44	-	0		x \$88		
First Pr	eseniati <u>on of f</u>	мыпріе (Dep Claim				<u> </u>		+\$150				+ \$300=		
				810	NATHE	E OE	APPI ICANT AT	TOP	NEY OR AGI		\$ U		est l'bbs letot	S .	
FRANK C NICHOLAS OF APPLICANT, ATTORNEY, OR AGENT FRANK C NICHOLAS Registration No. 33,983 CARDINAL LAW GROUP 1603 Orrington Avenue, Suite 2000 Evanston, IL 60201								-							
Signature Tall 11/16/4							Date	Octo	per 1	9, 2004					
, - , - ·			/			CER	TIFICATE OF FA	CSI	MILE					·	
I nereby ceruly that this correspondence is being transmitted by facsimile to (703) 872-9315 to the U.S. Patent and Transman Office on this date October 19, 2004															
the U.S. Patent and Tragement Office on this date , October 19, 2004															
Signature PRANK C NICHOLAS (33,983)															

Certificate of Facsimile
I hereby certify that this correspondence is being
transmitted by facsimile to (703) 872-9315 to the U.S.
Patent and Tradeniark Office October 19, 2004
(Date of Deposit)
FRANK C. NICHOLAS (33 983)
Name of applicant, assignee of pegisteped papersentative
7.4.6.11.16h
Signature
October 19, 2004
Date of Signature

RECEIVED
CENTRAL FAX CENTER
OCT 1 9 2004

PATENT Case No. PHB 34,365 (7790/234)

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE BEFORE THE BOARD OF PATENT APPEALS AND INTERFERENCES

In re patent application of:)
)
MARTIN J. EDWARD	S)
) Examiner: SHAPIRO, LEONID
Serial No.: 09/614,154)
) Group Art Unit: 2673
Filed: JULY 11, 2000	j ·
)
For: ACTIVE MATRIX AR	RAY)
DEVICES)

APPEAL BRIEF

Mail Stop Appeal Brief - Patents Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

Appellant herewith respectfully presents a Brief on Appeal as follows:

October 19, 2004 Case No. PHB 34,365 (7790/234) Serial No.: 09/614,154

Filed: July 11, 2000

Page 2 of 22

TABLE OF CONTENTS

		Page
1.	REAL PARTY IN INTEREST	3
2.	RELATED APPEALS AND INTERFERENCES	4
3.	STATUS OF CLAIMS	5
4.	STATUS OF AMENDMENTS	6
5.	SUMMARY OF CLAIMED INVENTION	7
6 .	GROUNDS OF REJECTION TO BE REVIEWED ON APPEAL	10
7.	ARGUMENT	11
8.	CLAIMS APPENDIX	18
9.	EVIDENCE APPENDIX	None
10.	RELATED PROCEEDINGS APPENDIX	None

Serial No.: 09/614,154 Filed: July 11, 2000 Page 3 of 22

1. REAL PARTY IN INTEREST

The real party in interest is Koninklijke Philips Electronics N.V., a corporation of The Netherlands having an office and a place of business at Groenewoudseweg 1, Eindhoven, Netherlands 5621 BA. Koninklijke Philips Electronics N.V. is the ultimate parent of the assignee of record Philips Electronics North America Corporation, a Delaware corporation having an office and a place of business at 1251 Avenue of the Americas, New York, NY 10020-1104. Philips Electronics North America Corporation intends to further assign this application to Koninklijke Philips Electronics N.V.

Serial No.: 09/614,154 Filed: July 11, 2000

Page 4 of 22

2. RELATED APPEALS AND INTERFERENCES

Appellant and the undersigned attorney are not aware of any other appeals or interferences which will directly affect or be directly affected by or having a bearing on the Board's decision in the pending appeal.

October 19, 2004

Case No. PHB 34,365 (7790/234) Serial No.: 09/614,154

> Filed: July 11, 2000 Page 5 of 22

3. STATUS OF CLAIMS

Claims 1-8 have been cancelled from the present application.

Claims 9-13 are currently pending in the present application, and are the claims on appeal. See, Claims Appendix.

October 19, 2004

Case No. PHB 34,365 (7790/234)

Serial No.: 09/614,154 Filed: July 11, 2000 Page 6 of 22

4. <u>STATUS OF AMENDMENTS</u>

Appellant filed an after final request for reconsideration under 37 C.F.R. §1.116 in response to a Final Office Action dated April 19, 2004. The request for reconsideration did not contain any claims amendments.

October 19, 2004 Case No. PHB 34,365 (7790/234) Serial No.: 09/614,154

> Filed: July 11, 2000 Page 7 of 22

5. SUMMARY OF THE CLAIMED INVENTION

An active matrix array device of the present invention employs a substrate 25 (FIGS. 1, and 3-5), an array of individually addressable matrix elements 10 (FIG. 1) carried on substrate 25, a set of address conductors 16 (FIGS. 1-5) connected to elements 10 and carried on substrate 25, and an addressing circuit 35 (FIGS. 1, 2, 4 and 5) including a multiplexing circuit 31 (FIGS. 4 and 5) integrated on substrate 25 and connected address conductors 16, and nine (9) signal processing circuits 42(1) - 42(9) integrated on substrate 25. See, U.S. Patent Application Serial No. 09/614,154 at page 6, lines 5-31; page 7, lines 16-23; page 7, line 30 to page 8, line 3; page 8, line 20 to page 9, line 8; and page 11, line 3 to page 12, line 19.

As illustrated in FIG. 2, address conductors 16 are arranged in a series of groups with each group including successive address conductors with the first group being address conductors C1-C9 which are collectively controlled by a gate signal G1 via control circuit 37, the second group being address conductors C10-C18 which are collectively controlled by a gate signal G2 via control circuit 37, and so on and so on. Additionally, multiplexing circuit 31 couples sequentially each group of address conductors 16 to nine (9) signal bus lines V1-V9 with each address conductor in a group being coupled to a respective one of signal bus lines. Specifically, the first address conductor of each group (e.g., conductors C1 and C10) is connected to signal bus line V1. The second address conductor of each group (e.g., conductors C2 and C11) is connected to signal bus line V2. The third address conductor of each group (e.g.,

> Serial No.: 09/614,154 Filed: July 11, 2000 Page 8 of 22

conductors C3 and C12) is connected to signal bus line V3. The fourth address conductor of each group (e.g., conductors C4 and C13) is connected to signal bus line V4. The fifth address conductor of each group (e.g., conductors C5 and C14) is connected to signal bus line V5. The sixth address conductor of each group (e.g., conductors C6 and C15) is connected to signal bus line V6. The seventh address conductor of each group (e.g., conductors C7 and C16) is connected to signal bus line V7. The eighth address conductor of each group (e.g., conductors C8 and C17) is connected to signal bus line V8. And, the ninth address conductor of each group (e.g., conductors C9 and C18) is connected to signal bus line V9. See, U.S. Patent Application Serial No. 09/614,154 at page 8, line 20 to page 9, line 8.

As illustrated in FIGS. 3-5, signal processing circuits 42(1) - 42(9) are connected signal bus lines V1-V9, respectively.

As illustrated in FIG. 3, signal processing circuits 42(1) - 42(9) are arranged juxtaposed (1-2-3-4-5-6-7-8-9) in a row in accordance with the state of the art prior to the present invention. This arrangement leads to problems with a display quality of the device in view of the fact that last address conductor C9 of the first group of address conductors and first address conductor C10 of the second group of address conductors are adjacent on substrate 25, but signal processing circuit 42(9) and signal processing circuit 42(1) are not adjacent on substrate 25. This problem is repeated for each last address conductor of an address conductor group that is adjacent to the first address conductor of

October 19, 2004 Case No. PHB 34,365 (7790/234) Serial No.: 09/614,154

> Filed: July 11, 2000 Page 9 of 22

a succeeding address conductor group. See, U.S. Patent Application Serial No. 09/614,154 at page 9, line 24 to page 11, line 14.

To solve this problem, as illustrated in FIG. 4, the present invention arranges signal processing circuits 42(1) - 42(9) in a row in a different physical order (i.e., 1-9-2-8-3-7-4-6-5) than the sequential order of video bus lines V1-V9 (i.e., 1-2-3-4-5-6-7-8-9) whereby signal processing circuit 42(1) and signal processing circuit 42(9) are adjacent on substrate 25. See, U.S. Patent Application Serial No. 09/614,154 at page 11, line 23 to page 12, line 3.

In another solution to the prior art problem, as illustrated in FIG. 5, the present invention arranges signal processing circuits 42(1) - 42(9) in two rows with the first row (1-2-3-4) being offset from the second row (9-8-7-6) in a brick-like fashion whereby processing circuit 42(1) is adjacent both signal processing circuits 42(2) and 42(9) on substrate 25. See, U.S. Patent Application Serial No. 09/614,154 at page 12, lines 6-19.

Serial No.: 09/614,154 Filed: July 11, 2000 Page 10 of 22

6. GROUNDS OF REJECTION TO BE REVIEWED ON APPEAL

Independent claim 13 stands finally rejected under 35 U.S.C. §102(e) as being anticipated by U.S. Patent No. 6,384,806 to *Massueda* et al.

Independent claim 9, and dependent claims 10 and 12 stand finally rejected under 35 U.S.C. §103(a) as being unpatentable over U.S. Patent No. 6,384,806 to *Matsueda* et al. in view of U.S. Patent No. 5,892,493 to *Enami* et al.

Dependent claim 11 stands finally rejected under 35 U.S.C. §103(a) as being unpatentable over U.S. Patent No. 6,384,806 to *Matsueda* et al. in view of U.S. Patent No. 5,892,493 to *Enami* et al. and in further view of U.S. Patent No. 6,144,426 to *Yamazaki* et al.

Serial No.: 09/614,154 Filed: July 11, 2000 Page 11 of 22

7. ARGUMENT

Matsueda. The video bus lines V1-V9 (FIGS. 2-5) of the present invention are taught by Matsueda as a 6 bit signal bus line to multiplexing circuit 101 of Matsueda (FIG. 15), a 8 bit signal bus line to multiplexing circuit 101' of Matsueda (FIG. 16), and signal bus lines D1B-DuB and D1T-DuT to multiplexing circuits 101A and 101B, respectively, of Matsueda (FIG. 17). The teaching of the aforementioned bus lines arguably implies an existence of signal processing circuits for providing the 6 bit signal bus line to multiplexing circuit 101 of Matsueda (FIG. 15), an existence of signal processing circuits for providing the 8 bit signal bus line to multiplexing circuit 101' of Matsueda (FIG. 16), and an existence of signal processing circuits for providing signal bus lines D1B-DuB and D1T-DuT to multiplexing circuits 101A and 101B, respectively, of Matsueda (FIG. 17). However, if they exist, these implied signal processing circuits are not illustrated in FIGS. 15-17 of Matsuedu, and more importantly, Marsueda fails to provide any teachings related to the physical order of these implied signal processing circuits on the substrates for supporting circuits 101, 101', 101A and 101B, respectively. This is particularly evidenced by the failure of Mutsueda to state any display quality problem related to the physical order of these implied signal processing circuits on the substrates for supporting circuits 101, 101', 101A and 101B, respectively.


+18479057113

October 19, 2004 Case No. PHB 34,365 (7790/234)

Serial No.: 09/614,154 Filed: July 11, 2000 Page 12 of 22

Thus, at best, the physical order of these implied signal processing circuits on the substrates for supporting circuits 101, 101', 101A and 101B, respectively, must be deemed to be no more than cumulative to the prior art illustrated in FIG. 3 of the present invention.


Enami. As illustrated in FIGS. 1, and 5-7, Enami explicitly teaches a data line drive 40 connected to a multiplexor 38 via signal bus lines d1-d9. Enami further implicitly teaches an order in which the signal processing circuits of data line driver 40 are arranged physically on the substrate in exactly the same physical order of the signal bus lines to which the signal processing circuit blocks of data line driver 40 are respectively connected as evidenced by the following illustration of data line driver 40, wherein n = 9 for nine (9) signal processing circuits SPC1-SPC9 and nine (9) signal bus lines d1-d9.



This is identical to the teachings of the prior art illustrated in FIG. 3 of the present application.

Serial No.: 09/614,154 Filed: July 11, 2000 Page 13 of 22

The Appellant respectfully asserts that, if *Enami* taught or suggested an order in which the signal processing circuits of data line driver 40 are arranged physically on the substrate in accordance with the present invention (e.g., FIG. 4 of the present application), then *Enami* would have to teach or suggest the following illustration or the like of data line driver 40, wherein n = 9 for nine (9) signal processing circuits SPC1-SPC9 and nine (9) signal bus lines d1-d9.



In summary, by showing the signal bus lines d1-d9 in sequential order extending from data line driver 40 to multiplexor 38 and by providing any description of the circuits within data line driver 40, the Appellant respectfully asserts that *Enami* is nothing more than a cumulative reference as to teaching an order in which signal processing circuits are arranged physically on the substrate in exactly the same physical order of the signal bus lines to which the signal processing circuit blocks are respectively connected.

Anticipation. "A claim is anticipated only if each and every element as set forth in the claim is found, either expressly or inherently described, in a single prior art reference." Verdegaal Bros. v. Union Oil Co. of California, 814 F.2d 628, 631, 2

> Serial No.: 09/614,154 Filed: July 11, 2000 Page 14 of 22

USPQ2d 1051, 1053 (Fed. Cir. 1987). "The identical invention must be shown in as complete detail as is contained in the ... claim." Richardson v. Suzuki Motor Co., 868 F.2d 1226, 1236, 9 USPQ2d 1913, 1920 (Fed. Cir. 1989).

Claim 13. The Appellant respectfully traverses the anticipation rejection of claim 13, because Matsueda fails to disclose, teach or suggest "a plurality of signal processing circuits integrated on said substrate, each signal processing circuit being connected to a respective bus line, wherein an order in which said signal processing circuits are arranged physically on said substrate is at least partially different than a physical order of said signal bus lines to which said signal processing circuit blocks are respectively connected" as recited in independent claim 13.

Withdrawal of the rejection of independent claim 13 under 35 U.S.C. §102(e) as being anticipated by *Matsueda* is therefore respectfully requested.

Obviousness. To establish a prima facie case of obviousness, three basic criteria must be met. First, there must be some suggestion or motivation, either in the references themselves or in the knowledge generally available to one of ordinary skill in the art, to modify the reference or to combine reference teachings. Second, there must be a reasonable expectation of success. Finally, the prior art reference (or references when combined) must teach or suggest all the claim limitations. The teaching or suggestion to make the claimed combination and the reasonable expectation of success must both be

> Serial No.: 09/614,154 Filed: July 11, 2000 Page 15 of 22

found in the prior art, not in applicant's disclosure. *In re Vaeck*, 947 F.2d 488, 20 USPQ2d 1438 (Fed. Cir. 1991).

Claims 9 and 10. The Appellant respectfully traverses the obviousness rejection of claim 9, because neither Matsueda nor Enami disclose, teach or suggest "a plurality of signal processing circuits integrated on said substrate, each signal processing circuit being connected to a respective bus line, wherein a first signal processing circuit associated with a first address conductor of a first group of address conductors and a second signal processing circuit associated with a last address conductor of a second group of address conductors are adjacent on said substrate" as recited in independent claim 9.

Withdrawal of the rejection of independent claim 9 under 35 U.S.C. §103(a) as being unpatentable over *Matsueda* in view of *Enami* is therefore respectfully requested.

Claim 10 depends from independent claim 9. Therefore, dependent claim 10 includes all of the elements and limitations of independent claim 9. It is therefore respectfully submitted by the Applicant that dependent claim 10 is allowable over *Matsueda* in view of *Enami* for at least the same reason as set forth herein with respect to independent claim 9 being allowable over *Matsueda* in view of *Enami*. Withdrawal of the rejection of dependent claim 10 under 35 U.S.C. §103(a) being unpatentable over *Matsueda* in view of *Enami* is therefore respectfully requested.

October 19, 2004 Case No. PHB 34,365 (7790/234) Serial No.: 09/614,154

Filed: July 11, 2000 Page 16 of 22

Claim 11. The Appellant respectfully traverses the obviousness rejection of dependent claim 11, because neither Matsueda. Enami nor Yamazaki disclose, teach or suggest "wherein a first subset of said signal processing circuits are arranged in a first row and a second subset of said signal processing circuits are arranged in a second row and offset from the first row in a brick-like fashion" as recited in dependent claim 11.

Withdrawal of the rejection of dependent claim 11 under 35 U.S.C. §103(a) being unpatentable over *Maisueda* in view of *Enami* and in further view of *Yamazaki* is therefore respectfully requested.

Claim 12. The Appellant respectfully traverses the obviousness rejection of dependent claim 12, because neither Maisueda nor Enami disclose, teach or suggest "wherein an order in which said signal processing circuits are arranged physically on said substrate is different than a physical order of said signal bus lines to which said signal processing circuit blocks are respectively connected" as recited in dependent claim 12.

Withdrawal of the rejection of dependent claim 12 under 35 U.S.C. §103(a) as being unpatentable over *Matsueda* in view of *Enami* is therefore respectfully requested.

Serial No.: 09/614,154 Filed: July 11, 2000 Page 17 of 22

RECEIVED
CENTRAL FAX CENTER
OCT 1 9 2004

Dated: October 19, 2004

Respectfully submitted, Martin J. Edwards

PHILIPS INTELLECTUAL PROPERTY & STANDARDS
P O. Box 3001
Briarcliff, New York 10510
(914) 333-9634

CARDINAL LAW GROUP Suite 2000 1603 Orrington Avenue Evanston, Illinois 60201 Phone: (847) 905-7111

Fax: (847) 905-7111

Robert J. Kraus Registration No. 26,358 Attorney for Applicant

Frank C. Nichølas Registration No. 33,983 Attorney for Applicant

Serial No.: 09/614,154 Filed: July 11, 2000

Page 18 of 22

CLAIMS APPENDIX

An active matrix array device, comprising:

a substrate,

an array of individually addressable matrix elements carried on said substrate;

a set of address conductors connected to said array of matrix elements and carried on said substrate, said set of address conductors being arranged in a series of groups with each group including successive address conductors; and

an addressing circuit including

a multiplexing circuit integrated on said substrate and connected to said set of address conductors, said multiplexing circuit including a plurality of signal bus lines, said multiplexing circuit being arranged to couple sequentially each group of said set of address conductors to said plurality of signal bus lines with each address conductor in a group being coupled to a respective one of said signal bus lines, and

a plurality of signal processing circuits integrated on said substrate, each signal processing circuit being connected to a respective bus line, wherein a first signal processing circuit associated with a first address conductor of a first group of address conductors and a second signal processing circuit associated with a last address conductor of a second group of address conductors are adjacent on said substrate.

10. The active matrix array device of claim 9, wherein said signal processing circuits are arranged in series in a line parallel to said multiplexing circuit.

October 19, 2004

Case No. PHB 34,365 (7790/234)

Serial No.: 09/614,154 Filed: July 11, 2000

Page 19 of 22

- 11. The active matrix array device of claim 9, wherein a first subset of said signal processing circuits are arranged in a first row and a second subset of said signal processing circuits are arranged in a second row and offset from the first row in a brick-like fashion.
- 12. The active matrix array device of claim 9, wherein an order in which said signal processing circuits are arranged physically on said substrate is different than a physical order of said signal bus lines to which said signal processing circuit blocks are respectively connected.
- 13. An active matrix array device, comprising:

a substrate;

an array of individually addressable matrix elements carried on said substrate;

a set of address conductors connected to said array of matrix elements and carried on said substrate, said set of address conductors being arranged in a series of groups with each group including successive address conductors; and

an addressing circuit including

a multiplexing circuit integrated on said substrate and connected to said set of address conductors, said multiplexing circuit including a plurality of signal bus lines, said multiplexing circuit being arranged to couple sequentially each group of said

Serial No.: 09/614,154 Filed: July 11, 2000

Page 20 of 22

set of address conductors to said plurality of signal bus lines with each address conductor in a group being coupled to a respective one of said signal bus lines, and

a plurality of signal processing circuits integrated on said substrate, each signal processing circuit being connected to a respective bus line, wherein an order in which said signal processing circuits are arranged physically on said substrate is at least partially different than a physical order of said signal bus lines to which said signal processing circuit blocks are respectively connected.

+18479057113

October 19, 2004 Case No. PHB 34,365 (7790/234) Serial No.: 09/614,154 Filed: July 11, 2000

Page 21 of 22

EVIDENCE APPENDIX

None.

October 19, 2004 Case No. PHB 34,365 (7790/234) Serial No.: 09/614,154 Filed: July 11, 2000

Page 22 of 22

RFI.ATED PROCEEDINGS APPENDIX

None.